

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application No.:

10/054,653

Confirmation No.:

9448

First Named Inventor: Bulucea, Constantin

Filing Date:

18 January 2002

Group Art Unit:

2814

Examiner:

Farahani, D.

Atty. Docket No.:

NS-5127 US

Title:

Gate-Enhanced Junction Varactor With Gradual

Capacitance Variation

Assignee(s):

National Semiconductor Corporation

Mountain View, California 3 May 2005

COMMISSIONER FOR PATENTS PO Box 1450

Alexandria, Virginia 22313-1450

INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97(c) WITH FEE UNDER 37 CFR 1.17(p)

Sir:

Pursuant to 37 CFR 1.56, 1.97, and 1.98, the document listed on the accompanying substitute PTO Form 1449 is called to the attention of the Examiner for the above patent application. The document, copy enclosed, is cited on page 59 of the specification of the above application.

Citation of the listed document shall not be construed as:

- 1. an admission that the document is necessarily prior art with respect to the instant invention;
- 2. a representation that a search has been made; or
- 3. an admission that the information cited herein is, or is considered to be, material to patentability as defined in 37 CFR 1.56(b).

Applicant's Attorney notes that the final Office Action mailed 23 February 2005 is incomplete for the reasons stated in the accompanying Amendment and that the finality of the 23 February 2005 Office Action is to be withdrawn. The status of the above application is to be returned to non-final status. Accordingly, this information disclosure statement is 05/06/2005 JBALINAN 00000078 502641

Ronald J. Meetin Attorney at Law 210 Central Avenue Mountain View, CA 94043-4869

Tel.: 650-964-9767 Fax: 650-964-9779

01 FC:1806

802005-05-03 IDS.doc

- 1 -

Appl'n. No.: 10/054,653

submitted under the provisions of 37 CFR 1.97(c). Please charge the information disclosure statement fee of \$180 as set forth in 37 CFR 1.17(p) to Deposit Account 502641. This paper is being submitted in duplicate.

EXPRESS MAIL LABEL NO.:

EV 500 310 859 US

Respectfully submitted,

Ronald J. Meetin

Attorney for Applicant(s)

Ronald J. Meetin

Reg. No. 29,089

210 Central Avenue Mountain View, CA 94043-4869

Ronald J. Meetin Attorney at Law 210 Central Avenue Mountain View, CA 94043-4869

Tel.: 650-964-9767 Fax: 650-964-9779

U.S. Departme	ent of Cor	nmerce. Patent and	Trademark Offic	e	Atty Do	cket No.		Application	heet 1 of on No.	
U.S. Department of Commerce, Patent and Trademark Office					NS-5127 US			10/054,653		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT						Applicant(s)			Confirmation No.	
Substitute DTO Form 1440					Constantin Bulucea			9448		
Substitute FTO Form 1449					Filing Date			Group		
WAN E						anuary 18, 2002		2814		
THE TRANS)		U.S. P	atent Documents	<u> </u>			<u> </u>		
*Examiner Initial		Document Number	Date	Name		Class	Subclass	Filing Date If Appropriate		
	AA								·	
	AB									
	AC									
	AD									
	AE				_					
	AF						····			
	AG									
	AH									
	AI									
	AJ									
	AK							<u></u>		
			Foreign	Patent Document	ts					
							<u> </u>		Translation	
	ļ	Document	Date	Country	'	Class	Subclass	Yes	No	
	AL									
	AM									
	AN									
_	AO									
	AP									
	,	OTHER A	RT (Including Au	thor, Title, Date,	Pertinent 1	Pages, Etc	:.)	•		
	AQ	Takeuchi et al, "A New Multiple Transistor Design Methodology for High Speed Low Power SOCs," <u>IEDM Technical Digest</u> , December 2001, pages 22.6.1 - 22.6.7								
	AR									
	AS									
Examiner			Date Considere	d						
		f reference consider mance and not cons							gh	